Chapter 6: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
|||
Line 28: | Line 28: | ||
===Questions=== |
===Questions=== |
||
*p.365: Why even have R_on? |
*p.365: Why even have R_on? |
||
*p.377: What problems are there with the NMOS pull-up? |
|||
===References=== |
===References=== |
||
<references/> |
<references/> |
Revision as of 14:15, 24 March 2010
Digital Logic Gates
A | B | NAND |
NOR |
XOR |
---|---|---|---|---|
0 | 0 | 1 | 1 | 0 |
0 | 1 | 1 | 0 | 1 |
1 | 0 | 1 | 0 | 1 |
1 | 1 | 0 | 0 | 0 |
De Morgan Laws & NAND Equivalent Gates
- "If the variables in a logic expression are replaced by their inverses, and if the AND operation is replaced by OR, the OR operation is replaced by AND, and the expression is inverted, the resulting logic expression yields the same values as before the changes."<ref>Electronics p.353</ref>
- It is possible to create any combinatorial logic function with solely NAND (or NOR) gates
Gate | Symbol | NAND equivalent |
---|---|---|
Inverter | ||
AND | ||
OR |
Questions
- p.365: Why even have R_on?
- p.377: What problems are there with the NMOS pull-up?
References
<references/>